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Abstract
Evolvable hardware (EHW) is a method where hardware is designed and/or modiﬁed auto-
matically by optimization algorithms called evolutionary algorithms (EAs). The results so far
are promising but somewhat limited partly because of a scalability problem of the EHW design
method. It is hard to generate circuits which are capable of handling large real-world problems
in a competitive manner. Schemes for dealing with the scalability problem have been proposed
earlier, however the application of these to run-time adaptive EHW systems has been limited.
This thesis addresses the challenge to generate autonomous run-time adaptive digital EHW
systems for solving large real-world problems. The challenge consists of dealing with the lack
of scalability in EAs, combined with the challenge of designing an adaptive hardware architec-
ture for the evolution.
Speciﬁcally, hardware classiﬁers are developed for accurate classiﬁcation of inputs with a
large number of features. For experimentation with online adaptation, an on-chip evolutionary
system has been proposed and implemented, making use of an on-chip processor. In order to
overcome the scalability problem, the use of data buses and high-level building blocks has been
investigated. Further, these elements have been combined with incremental evolution into a
specialized high-speed classiﬁer architecture for online evolution. The architecture has been
applied to several difﬁcult application benchmarks and compared to traditional approaches as
well as previously presented EHW approaches.
The work has resulted in a ﬂexible system for on-chip evolution. The proposed online archi-
tecture is capable of classifying problems with a larger number of inputs than previous online
EHW classiﬁers, and it gives a higher accuracy for these problems than previously presented
EHW systems. These systems have often been based on ofﬂine evolution – regarded as less
challenging than online evolution. In addition, the amount of evaluations needed for the evolu-
tionary search is low compared to previously presented systems. The system has also shown to
be competitive to traditional classiﬁcation approaches for the applied benchmarks.
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Chapter 1
Introduction
This chapter introduces the thesis. The motivation for the research is presented, and research
objectives are formulated. An outline of the thesis is presented.
1.1 Introduction
Evolvable hardware (EHW) is a relatively young research ﬁeld concerning automatic tuning
or design of electrical circuits or other kinds of hardware. By specifying a target behavior,
good circuits according to this speciﬁcation can be found through the means of a search. Can-
didate circuits are deﬁned, through mappings, by strings upon which the search is performed.
Although in principle any kind of optimization algorithm could be employed, evolutionary algo-
rithms (EAs) have been found efﬁcient for this kind of search, giving rise to the name evolvable
hardware.
By employing EHW as a design method, new and original solutions can be found to prob-
lems, as a product of the search exploring methods not thought of by human designers. These
solutions could prove to give higher performance than traditional human-designed solutions in
aspects such as circuit speed, resource usage or functionality. Such a search would also be
useful and efﬁcient for tuning or optimizing systems with many (interdependent) parameters,
where the alternative is a lengthy manual tuning process with no established approach. In ad-
dition, EHW gives the possibility of systems which at run-time, that is, while the system is
operational, can adapt themselves to changes in requirements or the environment. In a similar
manner, fault-tolerant systems could be devised, repairing themselves if malfunctions occur.
Several applications of EHW have been proposed, of which some have been very successful.
Examples include data compression for printers [33], analog ﬁlters [18], evolved image ﬁlters
[28], and evolved shapes for space antennas [22]. However, many of the applications so far have
been on limited, simple problems, with little comparison to traditional approaches. One of the
reasons for this is the well-known scalability problem of the evolutionary search. As the circuits
to be generated become larger, the string describing the circuit also grows, effectively increasing
the search space dimensionality. This gives rise to an above-linear increase in computational
effort with the circuit size.
Several methods have been proposed for dealing with the scalability problem. An obvious
but limited approach is to increase the amount of computing power available for the search,
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by the use of multiple processors or dedicated hardware. Some approaches try to make the bit
string length variable, only coding for the active parts of a circuit, and therefore speeding up
the search. Another approach is to make high level building blocks available to the evolution,
instead of logic gates. These building blocks could be pre-speciﬁed or automatically deﬁned.
The approach of incremental evolution consists of dividing the application into smaller sub-
problems, which can be more easily evolved, before assembling the subsystems into a complete
system. Further, by inputting a priori knowledge to the evolutionary process, by limiting the
freedom of the search, desired solutions could be found more easily. The study of artiﬁcial
development, which consists of an advanced mapping process from the bit string to the ﬁnal
circuit, could be a promising approach for larger circuits. However, few "useful" circuits have
been found by this method so far.
This thesis aims at developing systems for large and/or difﬁcult real-world problems. This
includes investigating feasible methods for scalable evolution and run-time adaptation for hard-
ware systems. These two requirements impose limitations on what kind of schemes that can
be employed for dealing with the scalability, and much of the work in this thesis deals with
investigations in this ﬁeld. Finally, it is a goal to make systems which are better than previ-
ous EHW approaches and competitive with traditional methods. Experiments are conducted by
means of software simulations and hardware implementations with prototyping on ﬁeld pro-
grammable gate arrays (FPGAs). Standard realistic benchmarks for traditional solutions are
employed in order to get impressions of performance for real-world systems and to compare
with the performance of traditional solutions.
1.2 Research Objectives
The main research objective for this thesis is:
Develop online evolvable hardware schemes that could evolve systems for large
real-world applications.
This can be divided into several sub-goals:
• Develop scalable evolvable hardware schemes for solving large and/or difﬁcult problems.
• Experiment with on-line evolvable systems
• Demonstrate that the developed systems are competitive for selected applications.
1.3 Thesis Outline
The thesis is a collection of papers. The research contribution of this thesis is thus constituted
of the seven included research papers, in their original publication format. The rest of the thesis
is organized as follows: Chapter 1 (this chapter) gives an introduction to the thesis. Chapter 2
presents relevant background information for the research. Chapter 3 summarizes the research
process and gives an overview over the papers constituting the research contribution. Chapter 4
presents conclusions and proposes future work.
Chapter 2
Background
This chapter describes background information relevant to the work presented in the thesis.
2.1 Evolutionary Algorithms
EAs are a set of optimization algorithms inspired by evolution in nature. The most commonly
known variants are genetic algorithms (GAs), genetic programming (GP), evolution strategies
(ESs) and evolutionary programming (EP). EAs are inspired by natural evolution in that they
are often population-based, adopting heritance, selection and variation mechanisms.
2.1.1 Algorithm Outline
An outline of an EA can be described with the following steps:
1. Generate a population of individuals with random genomes
2. Perform a genotype-phenotype mapping process on each individual
3. Evaluate the obtained phenotypes with regard to a ﬁtness function and assign scores to
individuals
4. If the termination criterion is reached, terminate the algorithm
5. Select individuals according to ﬁtness scores and apply genetic operators in order to create
a population of new individuals
6. Repeat from step 2.
Possible solutions, also called individuals, are usually coded in a string of symbols, called
a genome or chromosome. At the starting point of the algorithm, a collection of individuals – a
population – is generated with random genomes. In order to evaluate the solutions coded in the
population, a mapping or decoding process is usually performed. This process transforms the
genome into a candidate solution which can be evaluated, also called a phenotype.
The ﬁtness function gives a measure of how good the solution is performing for the target
task. In order for the search to perform well, it should be possible to grade different solutions
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with a high resolution, i.e. the output should not just be "good" or "bad". If the ﬁtness of the
solutions is measured with regard to multiple qualities, it is called multi-objective optimization.
There are several ways to select individuals for creating a new population. A common way
is to use ﬁtness-proportionate selection, where an individual is given a probability of being
drawn for reproduction proportional to the individual’s ﬁtness score. An alternative to this is
tournament selection where a number of individuals are drawn randomly and the individual
with the highest ﬁtness score of this selection is chosen for reproduction.
The selected individuals are subject to variation operators before they are inserted into the
population of individuals constituting the new generation: The most common form of varia-
tion operator is called mutation, where a small change of the original genome is performed.
Recombination is simulated using the crossover operator - where parts of one individual are
exchanged with another individual. A common way of speeding up the EA is to include elitism
– this consists of directly transferring the ﬁttest individual of the current generation to the next
generation without any variation operators applied. This strategy of always keeping the best
solution found so far often speeds up the search considerably. However, this depends on the
context and there could be situations where elitism is not advantageous, or even contributing to
a too early convergence.
One of the most popular variants of EAs, GA, was introduced in [13]. For this approach,
the genome consists of a string of consecutive genes, often single bits, which can be mapped
into a phenotype. In this case mutation consists of inverting one or a few bits. However, it
is also possible to operate on higher-level components such as integer or ﬂoating point data
types, with more advanced mutation operators. The crossover operation has several variations
on exchanging chunks of genes between two genomes.
Another popular version of EAs is the family of algorithms known as ESs. ESs were orig-
inally deﬁned for numerical optimization over real numbers. The algorithms differ from GAs
in that only the best solution from the current generation is kept and used as a basis for the new
generation. The new generation is ﬁlled up with individuals which are mutated variations of the
best individual. In addition an elitist strategy of keeping the best individual is applied. Muta-
tions are decided by adding normally distributed values to genes, however in simpler variants
where only bits are used, bit inversion is applied like with GAs. ESs can also have the prop-
erty of self-adaptation, where parameters (typically mutation parameters) are adapted during
the evolution.
2.2 Evolvable Hardware
This section gives relevant background information on the ﬁeld of EHW.
2.2.1 Principle
EHW originated in [4, 10] as a method for automatically designing hardware by the use of
EAs. The principle involves decoding the genome bit string from an EA into a hardware circuit
phenotype, and then testing the resulting circuit on a ﬁtness function. The ﬁtness function
dictates the desired functionality of the circuit, and would typically contain desired input/output
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behavior. It is however possible to also include other aspects in the ﬁtness function, for example
circuit size, fault-tolerance, or power consumption.
The research ﬁeld of EHW can be categorized into two main interest ﬁelds, presented below:
• The biology-focused view. This view concentrates on the biological aspects and possibil-
ities offered by modeling biological systems in HW. This includes using EHW to build
biologically-inspired structures such as virtual cells [41], artiﬁcial immune systems [2]
and artiﬁcial brains [5]. In addition, this view experiments with possible substrates for
hardware evolution [9, 34]. The development stage of hardware systems is also under
research [40]. Research in this area focuses primarily on biological mechanisms which
can eventually lead to techniques for improved HW design, and focus on real-world ap-
plications is thus so far limited.
• The application-focused view. The other ﬁeld of interest for EHW researchers is to cre-
ate EHW systems which can perform tasks better than traditional hardware or software
approaches. This area of interest thus focuses on real-world applications and evolution is
therefore more directly employed as a search/invention tool in the engineering of hard-
ware systems. This includes using evolution for invention of new hardware (circuits) to
be included in conventional systems [20, 22, 25]. In the other end of the scale, evolution
is used as a search algorithm for modifying or tuning parameters of already deployed,
reconﬁgurable, hardware [12, 32].
2.2.2 EHW Variants
Approaches for EHW ﬁtness evaluation can be divided into two main categories: Ofﬂine and
online ﬁtness evaluation. Ofﬂine ﬁtness evaluation, also called extrinsic EHW, evaluates the
ﬁtness of the hardware by simulating it on a host computer, which could be the same computer
as the one running the EA. Actual hardware is produced only after evolution is terminated and
a best solution is found. Online ﬁtness evaluation, also called intrinsic EHW, performs ﬁtness
evaluation on the target hardware. This usually requires having some kind of reconﬁgurable
hardware, such that several possible solutions can be evaluated on the same physical piece of
hardware, one at a time. The online approach has three possible advantages over the ofﬂine
approach: Firstly, evaluating real hardware could signiﬁcantly reduce the time needed for eval-
uation compared to a simulation. Secondly, by evaluating on real hardware, physical aspects
not covered by the simulator could be explored by evolution. Thirdly, the evolved solution is
known to be valid since it is evaluated on the real system and not on a possibly inaccurate model
or simulator.
When evolving hardware for a chip, online evolution can be further divided into off-chip
evolution and on-chip evolution. In the case of off-chip evolution, the EA is running on a
system separated from the device containing the reconﬁgurable circuit. However, with on-chip
evolution the EA is implemented to run on the same chip as the reconﬁgurable circuit itself,
giving a self-contained EHW chip. This gives the possibilities of having a compact system
which could constantly re-evolve and adapt during the application lifetime of the system. In
this case it would be possible to implement the EA completely in hardware – giving complete
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HW evolution, or the EA could be running in SW on an embedded processor with optional HW
acceleration of time-consuming tasks.
In order to have online ﬁtness evaluation, reconﬁgurable hardware is the only practical ap-
proach. In addition, it is desirable to have a short reconﬁguration time in order to not slow down
the evolutionary process. Although FPGAs are popular reconﬁgurable devices, going from a
high-level circuit description to an FPGA conﬁguration bitstream is normally a lengthy pro-
cess. This involves invoking vendor-speciﬁc tools for implementing the design by a multi-step
process including steps such as synthesis, place and route, mapping and ﬂoorplanning. Earlier
FPGA models (such as the XC6200 series by Xilinx) allowed direct bitstream manipulation,
where no combination could be harmful for the FPGA. In addition, the coding of the bitstream
was publicly available. This made it possible to run evolution directly on FPGA bitstreams,
allowing quick reconﬁguration and evaluation [34]. However, most modern FPGAs do not al-
low this kind of direct bitstream manipulation, and have a proprietary, undisclosed bitstream
format1.
In some cases it is still possible to modify the contents of lookup tables (LUTs) inside the
FPGA, by reverse engineering of the bitstream, by utility functions, or even by conﬁguring the
LUTs while in a special shift register mode. The ﬁrst two approaches can be combined with the
use of the Internal Conﬁguration Access Port (ICAP) found in recent Xilinx Virtex FPGAs. This
allows for one part of the design to reconﬁgure another part of the chip with a partial bitstream,
and is an interesting possibility for EHW. Work on reverse engineering the bitstream in order
to reconﬁgure LUTs through the ICAP in EHW systems has been performed in [42]. Another
EHW approach using the ICAP and Xilinx utility functions in order to reconﬁgure LUTs can be
found in [23]. The third EHW approach shifts conﬁguration data into LUTs by using the shift
register behavior of Xilinx Virtex LUTs [39].
An alternative approach to modifying the conﬁguration of the FPGA itself is to implement
a circuit with user-deﬁned reconﬁgurability on the FPGA. Functionality could in this case be
modiﬁed by for example using registers to control the multiplexing of different outputs. By
writing to these registers fast reconﬁguration can be obtained. This virtual reconﬁguration ap-
proach also has the advantage of being less technology-dependent than direct bitstream manip-
ulation methods, and a higher reconﬁguration ﬂexibility can be obtained. A disadvantage of the
approach is the increased resource usage overhead associated with having to implement all pos-
sible connections and functionality. This method has been termed virtual reconﬁgurable circuit
(VRC) [30] or virtual FPGA [8] in earlier work.
Another approach to reconﬁgurable HW in the EHW context is to design a custom recon-
ﬁgurable ASIC. This allows for full control of the reconﬁgurability and the reconﬁguration
process, making it possible to have chips tailored for online evolution. Custom ASIC imple-
mentations of reconﬁgurable circuits are proposed in [27] and [31].
2.2.3 Scalability
An often pointed-out challenge about EHW is what is referred to as the scalability problem. Es-
pecially with direct genotype-phenotype mappings, an increase in the size of the circuit requires
1Detailed bitstream documentation is available for some recent devices, such as Atmel FPSLIC FPGAs, allow-
ing for direct bitstream manipulation [24].
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a proportional increase in the size of the genome. This is equivalent to an increase of the search
space for the EA. Thus, a linear increase in circuit size gives an exponential increase in pos-
sible searchable solutions. Although EAs may have a better performance on searches of high
dimensionality than other metaheuristics, it is evident that the described phenomenon limits the
efﬁciency of the search for larger circuits. Consequently, few circuits of large size have been
evolved. As an example, the experiments with evolving digital multiplier circuits by Miller et
al. [25] were successful with evolving relatively small circuits, such as 2-bit multipliers. 3-bit
multipliers were also successfully evolved, however this required a much higher computational
effort. The practical limit to the size of directly evolvable multiplier circuits seems, from the
experiments in [43], to be 4 bits.
Given the scalability limitation, researchers have experimented with several approaches
which could evolve larger EHW systems. A brute-force method would be to make more com-
putational power available to the EA, by techniques such as parallelization [3]. However, given
the high increase in computing time observed even for small problems, such an approach would
probably still be limited by practical reasons.
Experiments have been conducted using a variable length genome [14]. This approach
consists of storing in the genome only the connections which contribute to the functional circuit.
The idea is to keep the genome shorter and has shown through experiments to evolve large
circuits more quickly than a traditional circuit representation.
Another approach consists of using function level evolution as opposed to gate level evolu-
tion. By evolving circuits with higher level building blocks than logic gates, less information
is required in the genome in order to achieve the same level of functionality. This approach
was employed for online EHW in [26]. Here, an array of ﬁxed functions such as ﬂoating point
addition and multiplication was available for the evolution of various test circuits. Function
level evolution has also been applied successfully to the online evolution of image ﬁlters and
other image operators [28]. A set of functions which operated on 8-bit integer pixel values were
organized in an array-style conﬁguration.
Experiments have also been conducted on using automatically deﬁned building blocks. The
principle of automatically deﬁned functions (ADFs) from GP [21] has been applied to the evo-
lution of analog circuits [19]. An alternative approach, called embedded cartesian genetic pro-
gramming (ECGP), has been applied to the evolution of digital circuits [44]. Both approaches
select portions from a solution at random and create building blocks from them. These building
blocks are then available to evolution as single primitives. Both of the approaches to automati-
cally deﬁned building blocks have concentrated on ofﬂine evolutionary experiments.
Another approach to the scalability problem has been to limit evolution to subsystems which
are evolved one at a time before assembling them into a ﬁnal system [37]. This approach, called
incremental evolution, has the effect of shortening the genome compared to what would have
been required in order to evolve a complete system directly. Thus, the dimensionality of the
search space can be reduced. In addition, by letting subsystems concentrate on different sub-
tasks the search space can also be simpliﬁed (i.e. making it easier to ﬁnd a solution) compared to
a system which needs to be evolved with all functionality simultaneously [35]. The incremental
approach requires that the systems to evolve are divisible, i.e. their functionality can be parti-
tioned and measured at a subsystem level. Such a partitioning can be decided manually and will
in some cases be a logical consequence of the application, e.g. for classiﬁcation applications,
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where one category to be classiﬁed could be the task of one subsystem. However, work has
also been undertaken on automatic partitioning [17]. This process consists of breaking down
circuits into sub-circuits and combining them again in order to achieve not only evolvable but
also compact circuits. Incremental evolution has been applied to the digital multiplier problem
[36], resulting in multipliers having more inputs than those evolved with a direct evolutionary
approach.
Another approach to the scalability problem is called artiﬁcial development. This approach
is inspired by the development from genomes to multicellular bodies (phenotypes) observed in
nature, and consists of having indirect mapping processes from the genome to the candidate
solution. For EHW one possible way of applying development would be to evolve programs
at the genotype level. By executing the program (the genotype) a circuit (the phenotype) is
constructed. Such an approach, where the genotype is a GP program, can be seen in [20]. One
property which could be desirable for the evolution of digital circuits would be the possibility to
generate large circuits consisting of recurring elements and regular patterns, such that circuits
for an arbitrary number of input elements could be constructed. Developmental processes could
be useful for evolving these kinds of structures. Research has been undertaken in [1, 29] where
development is employed in order to evolve arbitrarily large sorting networks and multipliers.
An alternative approach to artiﬁcial development for EHW concentrates on models closer to
biology [38].
2.2.4 EHW for Pattern Recognition
Pattern recognition consists of classifying input data into different categories (classes). This
process, also referred to as classiﬁcation, has often been an application of EHW. Pattern recog-
nition systems could beneﬁt from EHW in having a high speed of classiﬁcation, as well as
being contained in a compact and energy-saving circuit. Further, pattern recognition systems
could beneﬁt from run-time adaptation, where EHW could have an advantage. Another reason
for EHW researchers of applying EHW to classiﬁcation could be the use of classiﬁcation as a
benchmark: Classiﬁcation problems come in a large variety of sizes and difﬁculties in terms of
number of inputs, number of classes and the difﬁculty of separating these. It is thus a possible
application for comparing EHW methods by looking at the size and difﬁculty of the problems
the circuits can handle. Further, classiﬁcation benchmarks exist which make it more practical
to compare with results from traditional approaches.
An early use of EHW for pattern recognition was reported in [11]. Originally, the architec-
ture was applied to character classiﬁcation but later on used for classiﬁcation in a prosthetic hand
controller [15, 16]. The classiﬁer architecture is a programmable logic array (PLA)-like struc-
ture of AND gates followed by OR gates. The conﬁguration of the architecture was evolved
using a GA implemented on the same chip as the classiﬁer, resulting in an online adaptable
system. The system had 16 input feature bits, could classify six different categories, and its
classiﬁcation accuracy was shown to be competitive to an artiﬁcial neural network (ANN).
Experiments on two-phase incremental evolution of an EHW architecture applied to pros-
thetic hand control (PHC) were presented in [35]. The two-phase approach consists of ﬁrst
evolving category subsystems separately and then assembling them, through evolution, in a
second phase. The results showed that the approach can lead to a better generalization perfor-
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mance than both traditional direct evolution and ANNs.
EHW classiﬁcation architectures applied to domains other than PHC include, for example,
the function level evolution of [26]. This architecture was applied to typical ANN applications,
however, with fewer inputs and outputs, and attained accuracies comparable to ANNs.
A different EHW pattern classiﬁcation system, Logic Design using Evolved Truth Tables
(LoDETT), was presented in [45, 46]. LoDETT allows for high accuracy classiﬁcation on
problems with a much higher number of inputs and outputs. An example is face image recog-
nition with 512 inputs and 40 different categories. Although providing high classiﬁcation ac-
curacy, also outperforming an ANN, the system lacks the ability of online evolution and relies
on synthesis in software before the circuit is implemented on an FPGA. The approach utilizes
incremental evolution, i.e., sub-circuits are evolved separately before being assembled into a
ﬁnal system.
10 Chapter 2. Background
Chapter 3
Research Summary
This chapter summarizes the research conducted in the proposed thesis. First, a brief overview
of the research process is given. Then motivations and abstracts for each included paper are
presented. Finally, the publications produced during the project are listed.
3.1 Overview
The work started with the sub-goal of experimenting with online systems. Paper I addresses the
establishment of an on-chip self-adaptable evolutionary platform. Next, focus was shifted to
the sub-goal of developing schemes for solving large problems. Here, preliminary explorations
were undertaken in Paper II, while a more scalable solution was presented in Paper III. Paper IV
focused on an improved evolutionary platform for the architecture presented in Paper III. While
Paper III initially covered a realistic application, further applications were explored in Papers V
and VI. At this stage, the focus was also shifted towards evaluating the competitiveness of
the proposed system, and Paper VI included a comparison with state-of-the-art conventional
methods. Paper VII further focused on evaluation of the system, this time against other EHW
schemes.
3.2 Papers
This section presents details on the motivations and contributions for each paper together with
the paper abstracts.
3.2.1 Paper I
A Flexible On-Chip Evolution System Implemented on a Xilinx Virtex-II Pro Device
As online EHW systems for real-world applications were one of the main goals of the research,
it was desirable to perform experiments with real hardware. This paper addresses the develop-
ment of an FPGA-based hardware platform which could serve as a base for further experiments.
With evolution speed and embedded applications in mind, a single-chip solution, capable of
performing evolution and ﬁtness evaluation on the same chip, was developed. While having
an on-chip system with online ﬁtness evaluation it was still desirable to have the possibility for
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ﬂexible experimentation with the EA itself. It was therefore chosen to implement parts of the
EA in SW running on an embedded processor core on the target FPGA.
The work resulted in a novel on-chip EHW system which allowed for ﬂexibility by combining
the use of an on-chip processor for the EA and reconﬁgurable logic for online ﬁtness evaluation.
Abstract
There have been introduced a number of systems with evolvable hardware on a single chip. To
overcome the lack of ﬂexibility in these systems, we propose a single-chip evolutionary system
with the evolutionary algorithm implemented in software on a built-in processor. This archi-
tecture is implemented in a Xilinx Virtex-II Pro FPGA with an embedded PowerPC processor.
This allows for a rapid processing of the time consuming parts in hardware and leaving other
parts to more easily modiﬁable software. This platform will be beneﬁcial for future work re-
garding both cost and compactness. Experiments have been performed on the physical device
with software running in parallel with ﬁtness computation in digital logic. The results show
that the system uses only twice as much time when compared to a PC running at 10 times faster
clock speed.
3.2.2 Paper II
On-Chip Evolution Using a Soft Processor Core Applied to Image Recognition
With the experimental platform from Paper I in place, research could focus more on challenges
in applications and EHW schemes. Pattern recognition was recognized as an application with
properties of having important real-world applications as well as being a good candidate for
testing the scalability of an architecture/method. Several pattern recognition benchmarks built
from realistic data exist, which vary in number of input features, number of classes, and dif-
ﬁculty. In this paper, an architecture consisting of functional units arranged in a rectangular
array, popular from earlier EHW approaches, was employed to a face recognition application.
However, the architecture operated with high-level functions on picture elements (pixels) in an
attempt to make evolution feasible on the high number of inputs, as well as to achieve a good
classiﬁcation accuracy. In addition, it was experimented with using a "soft" processor core in-
stead of an embedded "hard" core, in order to potentially expand the platform to FPGA devices
not containing embedded cores.
The work resulted in a step towards an online EHW pattern recognition system capable of
many inputs by using function level evolution.
Abstract
To increase the ﬂexibility of single-chip evolvable hardware systems, we explore possibilities of
systems with the evolutionary algorithm implemented in software on an on-chip processor. This
gives higher ﬂexibility compared to implementing an evolutionary algorithm directly in hard-
ware, since the parameters and behavior of the algorithm can easily be changed, and complex
operators are more feasible to implement. In this paper a Xilinx MicroBlaze soft core processor
is used, and the system is implemented in a Xilinx FPGA. A suitable hardware architecture for
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image recognition has been proposed, and it is applied to a face recognition task. Data buses and
higher level functions have been utilized in order to reduce the search space for the evolution-
ary algorithm. Experiments have been performed on the physical device, with software running
in parallel with ﬁtness computation in digital logic. Results show that the MicroBlaze system
evolves at half the speed of a Pentium M system running at 17 times the FPGA clock frequency.
The distinction of a certain face from others is performed at 94.9% accuracy. In addition, the
possibilities for evolutionary adaptation over time are explored by introducing changes in the
training set. The system shows ability to adapt to these changes.
3.2.3 Paper III
Online Evolvable Pattern Recognition Hardware
This book chapter will be included in the book Evolutionary Image Analysis and Signal Pro-
cessing (provisional title) and is an extension of the paper An Online EHW Pattern Recognition
System Applied to Face Image Recognition [6].
Although the architecture proposed in Paper II was successful for classiﬁcation on a single
category, it is not straightforward to scale it to classify several categories. Firstly, the resource
usage for the virtual circuit proposed is high, and thus an increase up to the number of cate-
gories required (40) would not be very practical for the image recognition task described. The
array-like structure employed is very general and many functional units would be unused in
each circuit. Secondly, even if the circuit could be duplicated to the number of categories re-
quired, there would be a problem distinguishing the outputs since the nature of the utilized
functions lead to each circuit outputting values equivalent to "true" or "false". Research effort
was therefore put into a more scalable architecture. Inspired by Yasunaga’s LoDETT system,
with several possible matching rules for each category, a specialized classiﬁcation architec-
ture for online evolution, the functional unit row (FUR) architecture, was developed. Although
bearing similarities to the LoDETT system, it also distinguishes itself in several ways. Firstly,
the proposed system allows for online evolution while LoDETT is based on ofﬂine evolution.
Secondly, the classiﬁcation "rules"/rows in the proposed system are based on functions differ-
ent from the LoDETT system. Thirdly, the "rules" are not derived directly from the training
data, and therefore any number of rows is allowed, allowing for a more ﬂexible system. The
classiﬁcation results in this paper were based on software simulations.
The work resulted in an online EHW pattern recognition architecture capable of having
many inputs, more than previous online EHW systems, and classifying into more categories.
Classiﬁcation accuracy was better than the best previously proposed (ofﬂine) EHW system and
comparable to several traditional approaches.
Abstract
We propose an evolvable hardware (EHW) architecture for pattern recognition. Compared to
an earlier ofﬂine EHW pattern recognition approach, the proposed architecture is advantageous
in its suitability for online adaptation, while a very high recognition speed is maintained. With
its support for virtual run-time reconﬁguration, the architecture is suitable for implementation
in an on-chip evolution system. Function level modules and data buses are employed in the
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architecture in order to reduce the search space. Furthermore, incremental evolution is applied,
which shortens evolution time and allows for the evolution of a larger system. The use of
incremental evolution also has the advantage of reducing the size of the evolution hardware
in an on-chip evolution system. Variations in architecture parameters are explored, and it is
found that the size of the system can be reduced at the cost of longer evolution time or lower
recognition accuracy. The architecture is applied to a face image recognition task, for which a
recognition accuracy of 96.25% is demonstrated. This result is better than previously proposed
ofﬂine EHW architectures.
3.2.4 Paper IV
Online Evolution for a High-Speed Image Recognition System Implemented On a Virtex-
II Pro FPGA
Having developed the architecture presented in Paper III, it was in this paper chosen to look
further into the hardware issues, focusing in particular on the aspects of online evolution. Using
the same application as in Paper III, work was undertaken on developing a ﬁtness evaluation
module for the evolutionary process which could function in parallel with the classiﬁcation
system. In addition to uninterrupted classiﬁcation operation, another motivation for developing
an autonomous ﬁtness evaluation module was to speed up the task of feeding training vectors
to the system and reading back the results, taking much time in the initial system presented in
Paper I.
The work demonstrated the implementation of a ﬁtness evaluation module for the FUR
architecture in hardware for a signiﬁcant speedup of the evolution time. Fitness evaluation
in parallel and little resource utilization compared to the total classiﬁer system were demon-
strated.
Abstract
Online incremental evolution for a complex high-speed pattern recognition architecture has
been implemented on a Xilinx Virtex-II Pro FPGA. The ﬁtness evaluation module is entirely
hardware-based in order to increase the speed of the circuit evaluation which uses a large train-
ing set (360 images/23040 bytes). The ﬁtness evaluation time for 1000 generations consisting
of 16 individuals is 623ms, twice as fast as software ﬁtness evaluation performed on a work-
station running at a 30 times higher clock frequency. The rest of the genetic algorithm (GA)
runs in software on a PowerPC 405 processor core on the FPGA. The total evolution time for
1000 generations is 1313ms, equivalent to the total time used by the workstation. Resource
utilization for the ﬁtness evaluation module is 1393 slices (10%) of a XC2VP30 device.
3.2.5 Paper V
An Online EHW Pattern Recognition System Applied to Sonar Spectrum Classiﬁcation
While showing good accuracy on the face image recognition application, it was desirable to test
the developed architecture on more problems. The sonar spectrum data set [7] is a widely known
benchmark, and has been shown to be more difﬁcult for the LoDETT system to classify than
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the face image recognition task [46]. It would therefore be an interesting test for the developed
classiﬁer system. Given the high feature variation for vectors in each category, an enhanced
ﬁtness function was developed which stimulated the recognition of distinct features within each
category. In addition, experiments were conducted on stopping evolution earlier in order to
reduce overﬁtting.
The work demonstrated that a high classiﬁcation accuracy could be achieved for the FUR
architecture on a difﬁcult signal classiﬁcation task. This was signiﬁcantly better than a previous
EHW approach and an ANN approach, and the high accuracy was partly obtained by training
different submodules on different training set partitions.
Abstract
An evolvable hardware (EHW) system for high-speed sonar return classiﬁcation has been pro-
posed. The system demonstrates an average accuracy of 91.4% on a sonar spectrum data set.
This is better than a feed-forward neural network and previously proposed EHW architectures.
Furthermore, this system is designed for online evolution. Incremental evolution, data buses
and high level modules have been utilized in order to make the evolution of the 480 bit-input
classiﬁer feasible. The classiﬁcation has been implemented for a Xilinx XC2VP30 FPGA with
a resource utilization of 81% and a classiﬁcation time of 0.5μs.
3.2.6 Paper VI
Comparing Evolvable Hardware to Conventional Classiﬁers for Electromyographic Pros-
thetic Hand Control
A third application, PHC, was selected as a base for further experiments. In cooperation with
Paul Kaufmann and Marco Platzner at the University of Paderborn, a dataset of muscle elec-
tromyographic (EMG) signals were collected and processed in order to serve as a base for eval-
uation and comparison of our two different EHW approaches. While my approach was the FUR
architecture presented in paper III, the approach of Kaufmann and Platzner was an ECGP-based
model. With one of the research goals of the thesis being to demonstrate competitive schemes,
it was desirable to compare our EHW approaches with state-of-the-art conventional classiﬁers.
In cooperation with Thiemo Gruber and Bernhard Sick at the University of Passau, comparison
experiments with three conventional classiﬁcation techniques were undertaken. Experiments
showed that the FUR architecture delivered a high classiﬁcation performance on the signals,
close to that of support vector machines (SVMs).
The work addressed the need for a direct comparison of EHW with state-of-the-art tra-
ditional classiﬁer approaches, and showed that the FUR architecture had competitive perfor-
mance to these classiﬁers.
Abstract
Evolvable hardware has shown to be a promising approach for prosthetic hand controllers as
it features self-adaptation, fast training, and a compact system-on-chip implementation. Be-
sides these intriguing features, the classiﬁcation performance is paramount to success for any
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classiﬁer. However, evolvable hardware classiﬁers have not yet been sufﬁciently compared
to state-of-the-art conventional classiﬁers. In this paper, we compare two evolvable hardware
approaches for signal classiﬁcation to three conventional classiﬁcation techniques: k-nearest-
neighbor, decision trees, and support vector machines. We provide all classiﬁers with features
extracted from electromyographic signals taken from forearm muscle contractions, and try to
recognize eight different hand movements. Experimental results demonstrate that evolvable
hardware approaches are indeed able to compete with state-of-the-art classiﬁers. Speciﬁcally,
one of our evolvable hardware approaches delivers a generalization performance similar to that
of support vector machines.
3.2.7 Paper VII
A Comparison of Evolvable Hardware Architectures for Classiﬁcation Tasks
With competitiveness still in mind, it was desirable to compare the proposed methods with ear-
lier presented EHW classiﬁcation architectures. The collected EMG dataset provided a good
basis for a comparison with earlier EHW classiﬁers targeting EMG signals. By simulating the
architectural principles of previously presented EHW EMG classiﬁers, a comparison between
different architectural concepts could be made. The concepts to investigate included various
degrees of incremental evolution and the use of building blocks, as well as the application-
speciﬁc features of the approaches. It was of interest to see if the application-speciﬁc features
and the use of building blocks of the ECGP-based model and the FUR architecture could in-
crease classiﬁcation accuracy. It was also of special interest to see how the FUR architecture
would compare in terms of number of evaluations required for the search, as this can indicate
the suitability for run-time adaptation applications.
The work sought to compare the FUR architecture with other EHW approaches on the same
application, and showed that the FUR approach gives a high recognition accuracy signiﬁcantly
faster than the other approaches.
Abstract
We analyze and compare four different evolvable hardware approaches for classiﬁcation tasks:
An approach based on a programmable logic array architecture, an approach based on two-
phase incremental evolution, a generic logic architecture with automatic deﬁnition of building
blocks, and a specialized coarse-grained architecture with pre-deﬁned building blocks. We base
the comparison on a common data set and report on classiﬁcation accuracy and training effort.
The results show that classiﬁcation accuracy can be increased by using modular, specialized
classiﬁer architectures. Furthermore, function level evolution, either with predeﬁned functions
derived from domain-speciﬁc knowledge or with functions that are automatically deﬁned dur-
ing evolution, also gives higher accuracy. Incremental and function level evolution reduce the
search space and thus shortens the training effort.
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Chapter 4
Discussion
This chapter discusses the approach followed in the thesis. In addition, the results are summa-
rized and discussed. Finally, a conclusion is given and directions for possible future work are
suggested.
4.1 Discussion of Approach and Results
The primary goal of this thesis was to develop online evolvable hardware schemes that could
evolve systems for large real-world applications. A run-time adaptable on-chip EHW classiﬁer
architecture has been developed which allows for a large number of categories and inputs, ca-
pable of good classiﬁcation performance on well-known classiﬁer benchmarks including both
image recognition and signal classiﬁcation.
4.1.1 Scalability
The following schemes have been adopted and combined in the pursuit of designing scalable
systems for large applications:
• High-level building blocks with predeﬁned functions, operating on input elements rather
than single bit signals. When the number of input lines to an EHW system becomes high,
operating with ﬁne-grained logic on single bit lines quickly makes the search space very
large. This is due to the large amount of possible routing conﬁgurations of single lines
and the amount of possible function conﬁgurations. By grouping the input lines according
to signal-speciﬁc elements (such as image pixels of 8 bits) and operating with pre-deﬁned
functions on these elements, the search space is greatly reduced. However, this approach
requires domain knowledge both in terms of suitable data elements and operators on these.
While suitable data elements are often given by only a little knowledge about the input,
the operators can be found through experimentation and also design experience. The
ﬁrst experiments on using building blocks and data buses for pattern recognition were
conducted in paper II while more reﬁned building blocks were proposed in paper III.
• An application domain-speciﬁc architecture. While the architecture in paper II was a
relatively general array of functional units, the architecture presented in paper III is cus-
tomized. By tailoring the EHW architecture to the evolution of classiﬁer systems, the
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search is more directed towards working classiﬁers. The inclusion of counter modules
inputting a number of "rules" forces the solutions to include the property of gradual dis-
tinction of different categories. Such a property could be hard for the search to discover
by itself. The number of elements and the way elements can be connected are also lim-
ited. From an online EHW and virtual reconﬁguration (see Sec. 2.2.2) perspective, these
limitations allow a large amount of hardware resources to be saved. This is therefore a
critical property when large circuits are to be evolved.
• Incremental evolution of subsystems before assembling them into a ﬁnal system. By de-
signing for modularity in the EHW system, like in paper III, incremental evolution can
be applied. A direct advantage of incremental evolution is that the search space for each
evolution run is reduced signiﬁcantly, due to the decreased genome size. As an example
the genomes for the subsystems in papers III – VII have been between 44 and 120 bits
long. Further, as shown in paper IV, the incremental approach makes it possible to have
an evaluation module in parallel with the classiﬁcation module without much resource
overhead, which is an advantage for online adaptable systems. In addition, a signiﬁcant
increase in recognition accuracy was observed in paper V when subsystems were trained
with different partitions of the training set. The use of incremental evolution has been
facilitated through the pre-deﬁned and relatively ﬁne-grained modularity of the speciﬁc
architecture. For applications where architectural modularity is unclear, automatically
deﬁned modules could be an interesting approach. It is however not clear at the moment
how such an approach, with changing and different subsystem sizes, could be mapped to
an online evolutionary system in a practical way.
These schemes have the effect of reducing the genome length, and thus the search space, as
well as eliminating a number of non-working solutions. As a consequence, it becomes possible
to evolve, in a realistic timeframe, a system which is larger and has a higher performance com-
pared to more direct evolutionary approaches. In addition, when compared with other EHW ap-
proaches on smaller problems, Paper VII shows that the proposed system provides signiﬁcantly
shorter evolution time: At 213 evaluations, the FUR architecture obtains a better recognition
accuracy than what the other architectures obtain after at least 32 times more evaluations.
The employed schemes are all relying more or less on a priori knowledge in order to direct
evolution towards working systems. It can be argued that this approach reduces the possibilities
for evolution to ﬁnd new and inventive designs. However, in this context, evolution is used
not so much as an invention machine but rather as a tool for achieving an adaptable and self-
optimizing system.
4.1.2 Online Evolution
It should be noted that the system has been designed with online evolution, and thus quickly
reconﬁgurable hardware architectures, in mind. A consequence of this is that much of the
structural ﬂexibility allowed by a synthesis/place and route process is not available, implying
restricted freedom for evolution. In addition, a virtual reconﬁguration approach in general im-
plies high resource usage since all possible connections and functions have to be implemented.
This size-limiting factor has been approached by limiting the number of available functions
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to the FUs. Further, the use of time multiplexing of the input data saves resources required
for multiplexers. This could possibly be extended with a more sequential use of the available
hardware resources, where the number of rows in the actual classiﬁer is higher than the num-
ber of rows available in hardware. Such resource-saving methods will of course come at the
expense of slower classiﬁcation, however this is a tradeoff which could be considered for each
application.
The on-chip online EHW experimental platform developed has shown in papers I and IV
that it is feasible to do on-chip evolution also when ofﬂoading some parts of the EA to an
on-chip processor. Results show that the total evolution time for the on-chip system is the
same as for a workstation with a more powerful processor running at 10 to 30 times the clock
speed of the on-chip system. However, the results indicate that in the current on-chip system,
the processor seems to be a bottleneck and therefore, when fast training is a priority, further
optimization needs to be performed. This could be either in terms of software optimizations or
simpliﬁcations, or by implementing more of the algorithm in hardware.
4.1.3 Competitiveness
The goal of developing a system for real-world applications has been pursued. However, at this
early stage of research it has been judged too time-consuming to target operational systems for
speciﬁc real-world applications. Instead, standard benchmarks for traditional classiﬁers with
difﬁcult and relatively realistic data have been employed. In this way, the problem difﬁculty is
high, while at the same time possibilities for comparison with other approaches are maintained.
It should be noted that in a ﬁnal operational system extra work will be needed in terms of
preprocessing of the input data. Further, other themes than those covered by the employed
benchmarks may be more suited to the architecture’s advantages.
One of the sub-goals was to demonstrate that the developed schemes are competitive for se-
lected applications. The competitiveness against other ofﬂine EHW approaches capable of the
same number of inputs has been covered in papers III, V, and VI, showing accuracy improve-
ments. Speciﬁcally, the FUR architecture achieved 96.2% accuracy versus 94.7% accuracy for
the LoDETT architecture for the face image recognition task. Further, an accuracy of 91.4%
versus the 83% for the LoDETT system was achieved for the sonar return recognition bench-
mark. Finally, the FUR system obtained an accuracy of 91.6% versus 89.4% for the ECGP
system on the EMG signal classiﬁcation task.
The competitiveness against earlier proposed online and online-friendly EHW systems has
been studied in paper VII. Since no other online systems designed for the same number of
inputs as the FUR system are known, the comparisons were performed on an application with
a reduced number of inputs. The results indicate that the FUR architecture indeed gives better
accuracy. Speciﬁcally, the FUR architecture obtained an accuracy of 90.0% compared to 74.1%
for the PLA-based approach and 79.8% for the ICE architecture.
The competitiveness against traditional classiﬁers (including state-of-the-art) has been ad-
dressed in papers III and V, while a more thorough comparison has been performed in paper
VI. Accuracies equal to or better than Eigenfaces, Fisherfaces, and ANNs have been indicated
in papers III and V. Speciﬁcally, the FUR architecture achieved an accuracy of 95.1% for the
conditions where Eigenfaces scored 90.1% and Fisherfaces scored 95.0% for the face image
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recognition task. Further, FUR obtains 91.4% for the sonar return classiﬁcation task, where the
original ANN approach scored 90.4%. Papers III, V and in particular VI address the compari-
son with SVM, today regarded as the best of the traditional classiﬁer methods. The results show
somewhat lower accuracies for the FUR classiﬁer: 96.2% (FUR) versus 98.0% (SVM) for the
image recognition task, 91.4% versus 95.2% for the sonar classiﬁcation task, and 91.6% versus
94.6% for the EMG classiﬁcation task. This indicates that at present, SVMs will most likely be
a better choice for applications where classiﬁcation accuracy is the most important requirement.
The EHW classiﬁer system is, at its present stage, better suited for applications which also have
requirements such as high classiﬁcation speed (classiﬁcation in 0.5μs is possible) or possibly
fast training and/or adaptation.
4.2 Conclusion
The main contributions of this thesis can be summarized as follows:
• It has been demonstrated how schemes like incremental evolution, high-level building
blocks, and a specialized architecture can be combined and make it possible to evolve
relatively large online EHW systems for relatively large applications. This makes it pos-
sible to evolve systems for relatively large applications in a reasonable amount of time
and systems for small applications with fewer evaluations than other known comparable
EHW approaches.
• Possible solutions for on-chip run-time adaptive EHW systems, including the use of an
on-chip processor and HW/SW co-design, have been presented. It is demonstrated how
ﬂexibility can be achieved by implementing parts of the EA in SW, while ﬁtness evalua-
tion can be accelerated in HW for training speed. On-chip evolution speed equal to the
speed of a workstation with a much higher clock rate was shown. It is demonstrated how a
small hardware ﬁtness evaluation module can run in parallel with the full-size operational
module in an incremental EHW system.
• A high-performance online EHW classiﬁer architecture has been presented, which classi-
ﬁes realistic standard benchmarks more accurately than earlier presented EHW architec-
tures. Further, it handles larger applications with more inputs and classes than previous
online EHW systems. The classiﬁcation accuracy is competitive to traditional classiﬁca-
tion methods, while the classiﬁcation speed is very high because of the parallel imple-
mentation.
It can be concluded that this thesis has contributed to the initial goal of developing schemes
for evolving scalable EHW for real-world applications, with a focus on pattern recognition
systems. Hopefully some of the methods and results could also be of use for the evolution of
other types of systems.
4.3. Future Work 23
4.3 Future Work
Improvements to the presented results could be made, and the following is a list of possible
focus areas of future work:
• A prototype system for a real-world application should be developed. This includes a
search for a suitable application, which would preferably have requirements such as high-
speed classiﬁcation and/or online adaptation. In addition, further optimization of the EA
SW running on the on-chip processor could be performed in order to reduce bottleneck
problems, and a suitable HW/SW balance could be investigated.
• Improvements to the classiﬁer architecture could be investigated, in the search for even
better classiﬁcation or less resource usage. In this theme, more ﬂexible or hierarchical
classiﬁcation rules could be an interesting direction. In addition, better partitioning of the
training set for each FU row could be investigated.
• It could be desirable to classify more categories than what is actually implemented in
hardware. In light of this, a system with "virtual" categories would be interesting, where
classiﬁcation is partly serialized depending on the available hardware, and the conﬁgura-
tion of this is automated.
• Further experiments on online adaptation could be conducted. This could include in-
vestigating applications which would beneﬁt from online adaptation and see how the
architecture performs with regard to changes in the training set.
• The mapping of more ﬂexible schemes into online EHW, such as automatically deﬁned
building blocks, could be an interesting and challenging avenue to investigate.
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